sc_core::sc_signal<bool> p0; sc_core::sc_signal<bool> p1; . . sc_core::sc_signal<bool> p63;
Signals p0, p1,...p63 come from HES mapping file. This is how we reference each bit of DUT interface in hardware. Concatenation to real signals is done in SystemC or VHDL/Verilog wrapper.