In HES-DVM, there are many factors which will be taken into the consideration to decide the maximum achievable runtime speed? The maximum delay in the data path reported/analyzed by Xilinx tools is one those factors. Is HES-DVM able to modify timing constraints automatically generated for P&R implementation process?
HES-DVM also allows for a “custom” implementation strategy in which the user fine tunes several emulation core options using environment variables.
2260 Corporate Circle
Henderson, NV 89074 USA
Tel: +1 702 990 4400
Fax: +1 702 990 4414
©2021 Aldec, Inc.
Printed version of site: www.aldec.com/en/support/resources/documentation/faq/1662