How do I disable a given warning during Verilog compilation?
To disable a given warning during Verilog compilation, please add the -err switch to the alog/vlog command. For example:
vlog -dbg -err VCP2822 W9 file.v
2260 Corporate Circle
Henderson, NV 89074 USA
Tel: +1 702 990 4400
Fax: +1 702 990 4414
©2019 Aldec, Inc.
Printed version of site: www.aldec.com/en/support/resources/documentation/faq/1629