Why are the JTAG interfaces for Spartan-6 and big 7-series FPGA chips separated?
The JTAG interface is divided into 2 chains to prevent accidental/unintended reconfiguration of the Spartan-6 FPGA chip, which controls processes of programming, testing, clock module configuration, etc.
2260 Corporate Circle
Henderson, NV 89074 USA
Tel: +1 702 990 4400
Fax: +1 702 990 4414
©2020 Aldec, Inc.
Printed version of site: www.aldec.com/en/support/resources/documentation/faq/1578