Why are the JTAG interfaces for Spartan-6 and big 7-series FPGA chips separated?

Solution

The JTAG interface is divided into 2 chains to prevent accidental/unintended reconfiguration of the Spartan-6 FPGA chip, which controls processes of programming, testing, clock module configuration, etc.