How did you calculate and determine that I have access to 24 million ASIC Gates?


The amount of ASIC gates available for the user was based on estimates from Xilinx, and confronted with real ASIC/FPGA design requirements. Although this is still an approximation, a lot depends on the design itself, as well as synthesis and implementation tools. Each design should be verified and treated as a separate case to be verified in hardware.

Printed version of site: