The PLL frequency setup is handled by the FPGA_PROG chip. Configuring the FPGA_PROG with correct data will ensure proper clock module configurations (PLL frequencies, clock buffers, clocks paths).
Aldec, Inc.
Corporate Headquarters
2260 Corporate Circle
Henderson, NV 89074 USA