How can I configure FPGA clock input frequencies?

Solution

The PLL frequency setup is handled by the FPGA_PROG chip. Configuring the FPGA_PROG with correct data will ensure proper clock module configurations (PLL frequencies, clock buffers, clocks paths).



Printed version of site: www.aldec.com/en/support/resources/documentation/faq/1536