How can I configure FPGA clock input frequencies?
The PLL frequency setup is handled by the FPGA_PROG chip. Configuring the FPGA_PROG with correct data will ensure proper clock module configurations (PLL frequencies, clock buffers, clocks paths).
2260 Corporate Circle
Henderson, NV 89074 USA
Tel: +1 702 990 4400
Fax: +1 702 990 4414
©2020 Aldec, Inc.
Printed version of site: www.aldec.com/en/support/resources/documentation/faq/1536