Do you include test designs so I can confirm that the board is working as expected when delivered?
The HES-7 board will be delivered with an FPGA_PROG test design, which will allow:
proper configuration of Virtex-7 and Kintex-7 chips JTAG chain
clock modules configuration (PLLs, clock buffers configuration, etc)
2260 Corporate Circle
Henderson, NV 89074 USA
Tel: +1 702 990 4400
Fax: +1 702 990 4414
©2022 Aldec, Inc.
Printed version of site: www.aldec.com/en/support/resources/documentation/faq/1534