I am trying to use Code coverage but the results file is not showing any data.
You have to compile your design files with the enabled debugging switch.
Go to Design | Settings | Compilation | Verilog(or VHDL) and check the Enable Debug option.
Recompile your design files and rerun the simulation with Code coverage option enabled.
You should see the code coverage statistics in results.ccl.