No Code Coverage Data in results.ccl


I am trying to use Code coverage but the results file is not showing any data.


You have to compile your design files with the enabled debugging switch.

  1. Go to Design | Settings | Compilation | Verilog(or VHDL) and check the Enable Debug option.

  2. Recompile your design files and rerun the simulation with Code coverage option enabled.

  3. You should see the code coverage statistics in results.ccl.

Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.