Error: VCP0120 Internal unknown error occurred.


I received above message during compilation. How can I fix it?


This is the internal error message that comes from Aldec's Verilog compiler. In order to solve this issue you may try the following:

  1. Right-click on your working library in the Design Browser and empty it by selecting “Delete simulation data” from the pop-up menu.

  2. Recompile the design.

  3. If you get the same error message again, please open a support ticket at, and attach either specifically the file for which the error was reported or the entire design.

Printed version of site: