Does the simulator have the capability to save the results of one or more outputs into a text file?

Solution

Yes.

  • In the GUI mode: Open the appropriate waveform file and then choose appropriate format from menu File | Export | Waveforms

  • In the Batch mode: Use the the appropriate command to convert like asdb2lst, asdb2vcd etc.

The following text formats are supported:

  • WAVES-compliant test vector files (*.vec). This format is briefly referred to as VEC.

  • Regular VHDL code with process statements generating equivalent signal waveforms. This format is briefly referred to as VHS.

  • Verilog Initial Block format (VER)

  • Value Change Dump and Extended Value Change Dump format (VCD)

  • Tabular format (EXP)

  • List file format (LST)

  • Chip Express Test Vector format (CTV)

Files of the VEC, VHS, VER, or VHR format can be used during the generation of HDL test benches.

Ask Us a Question
x
Ask Us a Question
x
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.