Language Neutral Libraries with Xilinx®


Xilinx® first started using the SecureIP methodology for IP delivery. These IPs were written using Verilog and SystemVerilog which required a Verilog license for simulation. For the users with a mixed language or Verilog license, this was not an issue. Unfortunately this was an issue with VHDL-only license owners.

Aldec has worked with Xilinx® to provide language neutral libraries that allow users with a VHDL-only license to simulate designs with an IP that contains Verilog/SystemVerilog without purchasing a separate Verilog license. These language neutral libraries are watermarked for VHDL-only customers and can be downloaded from the Aldec website. Please note that VHDL-only customers will need the Language-neutral libraries feature added to their license file in order to use these libraries successfully. Please contact to enable this feature.

Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.