Microsemi® Language-Neutral Libraries

Category : Simulation/Verification

This option enables Aldec customers with VHDL-only license to simulate the Microsemi IP without purchasing a separate Verilog license (which is required due to embedded Verilog/SystemVerilog). In order to leverage this option, VHDL-only customers must request Microsemi® Language-Neutral Libraries from Aldec at www.aldec.com/downloads

Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.