The HES-VU19PD-ZU7EV offers a unique combination of two Virtex UltraScale+ VU19P FPGAs as logic module and one Xilinx Zynq UltraScale+ ZU7EV MPSoC as the host module that features a Quad-core ARM® Cortex-A53, Dual-core ARM® Cortex-R5 real-time processing units, an ARM® Mali-400 MP2 GPU, integrated H.264/H.265 video codec, and UltraScale+™ programmable logic in a 16nm FinFET node. This board is targeted for high-speed physical prototyping and emulation of medium to large ASIC designs. The HES-VU19PD-ZU7EV provides 83M ASIC gates and it goes up to 316M gates on a backplane.
There are 5x SODIMM external memory available on the board, 4x are connected to VU19P devices and 1x connected to the ZU7EV device. On chip memory for the VU19P device is 166Mb and 11Mb for the ZU7EV device.
Resources | VU19P Virtex UltraScale+™ FPGA |
ZU7EV Zynq UltraScale+™ MPSoC | |
Logic Cells/LUTs (K) | 8,938 | 504 | |
Total Block RAM (Mb) | 75.9 | 11 | |
UltraRAM (Mb) | 90 | 27 | |
DSP Slices | 3840 | 1728 | |
Transceivers | 80 GTY (32.75 Gb/s) | 20 GTH (16.3Gb/s) | |
I/O | 1664 HP, 96 HD | 214 PS, 312 HP, 48 HD |
There are two configurable clock generators (PLL), two reference clocks for FPGA0-2 (XCZU7EV) GTH transceivers, two reference oscillators 100MHz and 200MHz for FPGA0-2, 400 MHz reference oscillator for FPGA1-2 (XCVU19P) and a reference oscillator connected to FPGA1-2 dedicated for SODIMM memory on HES-XCVU19PD-ZU7EV board. Additionally, there are six clock buffers on board that allow the distribution of clocks between FPGA0-2, FMC, and BP connectors.
The board is connected to a workstation or server through the board’s PCIe x16 edge connector. A wide variety of interfaces are available to be connected to the FPGA devices.
Interfaces | |
Virtex® UltraScale+™ VU19P FPGA | Zynq® UltraScale+™ ZU7EV MPSoC (connected to the ARM® processing system) |
|
|
Other than the FPGAs on the board, there is PCIe switch device responsible for preparing the communication between all connected devices (Zynq and VU19P devices) and the NVMe SSD card. It is connected to VU19P FPGAs with 16 links, to Zynq MPSoC with 8 links, and to backplane connector with PCIe x4 Gen3.
Aldec provides the HES Proto-AXI software package with necessary drivers and utilities for programming and communication with the board. For quick bring-up of host connection, Aldec provides ready to use image of the embedded Linux for ZU7EV device and HES Proto-AXI solution, which consists of a bridge module IP with AMBA AXI interface and accompanying PCI Express HES driver with C++ API for Linux and Windows PC allowing to transfer data directly to the AMBA AXI local bus behind the bridge. HES-VU19PD-ZU7EV supports HES Proto-AXI embedded mode by which the board can function in standalone mode without PCIe connection with the workstation. Power is supplied by a standard 6-pin PCIe power cable.
FPGA & Capacity
Flexible Clocking
Connectivity & Expandability
Memory Resources
Interfaces & Hosting