Xilinx Accelerates System Verification with Vivado Design Suite 2015.1

Date: May 4, 2015Type: In the News

by Silvia E. Gianelli


SAN JOSE, Calif., May 4, 2015 /PRNewswire/ -- Xilinx, Inc. (NASDAQ: XLNX) today announced acceleration of system verification with the release of the Vivado® Design Suite 2015.1, featuring major productivity advances  for the development and deployment of  All Programmable FPGAs and SoCs. This release includes the Vivado Lab Edition, accelerated Vivado Simulator and third party simulation flows, interactive clock domain crossing (CDC) analysis, and advanced system performance analysis with the Xilinx® Software Development Kit (SDK).


For the rest of this article, please visit press.xilinx.com.

Printed version of site: www.aldec.com/en/company/news/2015-05-04/255