EE Times: Automatic C-to-VHDL Testbench Generation Shortens FPGA Development Time

Date: Apr 11, 2012Type: In the News

Automatic C-to-VHDL Testbench Generation Shortens FPGA Development Time EE Times



Printed version of site: www.aldec.com/en/company/news/2012-04-11