Print This Page
Go Back
EE Times: Automatic C-to-VHDL Testbench Generation Shortens FPGA Development Time
Date:
Apr 11, 2012
Type:
In the News
Automatic C-to-VHDL Testbench Generation Shortens FPGA Development Time
EE Times
Aldec, Inc.
Corporate Headquarters
2260 Corporate Circle
Henderson, NV 89074 USA
Tel: +1 702 990 4400
Fax: +1 702 990 4414
https://www.aldec.com
©2024 Aldec, Inc.
Printed version of site: www.aldec.com/en/company/news/2012-04-11