Aldec to unveil HES-7 High-speed AXI Transmission Channel at DVCon 2016 This release provides HES-7 users with a fast, ready-to-use transmission infrastructure based on PCI-Express x8 interface. The connection point with the design under test has been realized using industry standard AMBA AXI4, delivering transmission speeds between software side and FPGA at 2+GB/s… The Design and Verification Conference (DVCon 2016) Location: DoubleTree Hotel, San Jose, CA Dates: February 29 - March 3, 2016 Attending DVCon? Stop by and visit Aldec at Booth #602. DVCon Special: Receive a free Xilinx® Zynq® Development Board with the purchase of Aldec Simulation software.* The Ty-1 SOM board from the TySOM™ product line, is a System-on-Module based on Zynq XC7Z030 for FPGA and ARM developers. The development board contains single Xilinx® Zynq® XC7Z030-1FBG484C, memories (512MB DDR3, uSD), communication interfaces (Ethernet, USB, Pmod, JTAG) and multimedia, and designed as a compact size SoC development platform for various applications including IoT, Multimedia, Automotive and Home Automation. *Restrictions Apply. To learn more, visit us at DVCon Booth #602 call +1.702.990.4400 or email firstname.lastname@example.org. Why I see C in SCE-MI A Hardware Emulation Guide for Non-C Designers by Jacek Majkowski, Aldec Senior Hardware Engineer More Solutions from Aldec Visit Aldec at DVCon 2016 to learn more HES-7, including HES-DVM, used in labs worldwide for tasks including simulation acceleration, emulation, hybrid virtual prototypes, co-emulation, high-speed prototyping, and software validation at MHz speeds. Static Design Rule Checking to address issues early in the design cycle with advanced check for structural CDC issues and extensive coverage of design rules based on recommended industry standards. CDC Verification Strategies for SoC and FPGA designs to enable verification of clock domain crossings and handling of metastability issues in complex, modern multi-clock designs. Mixed-language, Advanced Verification enables the ultimate testbench productivity, reusability, and automation by combining a high-performance simulation engine, advanced debugging capabilities at different levels of abstraction, and support for the latest standards.. Established in 1984, Aldec is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Emulation, Design Rule Checking, Clock Domain Crossing, VIP Transactors, Requirements Lifecycle Management, DO-254 Functional Verification and Military/Aerospace solutions. +1.702.990.4400 email@example.com www.aldec.com Don't want to receive email Updates? Unsubscribe here.