Company
Products
Technologies
Events
Support
Downloads
Partners
FPGA Verification
ASIC/FPGA Verification
In-Hardware Verification
Specialty Solutions
IP Products
Print
Home
>
Products
>
Configurations
ALINT 2010.06 Configurations (Feature Matrix)
Display Movies
ALINT 2010.06
Features
Movies
ALINT
General
Design Management
●
Phase-Based Linting (PBL)
●
Integrated Debugging Environment
●
FPGA Primitive Support (Altera and Xilinx Only)
●
GUI Mode Execution
●
Batch Mode Execution
●
64-bit Support (Linux Only)
●
Supported Languages
Verilog® IEEE 1364 (1995, 2001, 2005)
●
Single or Mixed Language
●
VHDL IEEE 1076 (1987, 1993, 2002 and 2008)
●
Configuration and Setup
Quick Launch Panel
●
User-Defined Rules
●
Configuration Viewer
●
Rule Description Viewer
●
Rule Plug-in Viewer
●
Ruleset Editor
●
Rule Parameters Editor
●
Policy Editor
●
Results Analysis and Reporting
Violation Viewer
●
CDC Analysis and Reporting
●
Cross Probing To Source Code
●
Violation Reports Comparison
●
Rule Libraries
Aldec Basic (VHDL and Verilog)
●
STARC® (VHDL or Verilog)
Option
DO-254 (VHDL or Verilog)
Option
RMM (VHDL and Verilog)
Option
Supported Platforms
Windows® 7/Vista/XP/2003 - (32/64-Bit)
●
Linux x86/x86_64
●