Feedback on this page
Company
Products
Technologies
Resources
Support
Downloads
Partners
Design Creation
Schematic / Block Diagram Editor
HDL Text Editor
State Machine Editor
FPGA Project Management
IP Core Generator
Code to Graphics
Testbench Generation
Documentation (HTML/PDF)
Verification
VHDL Simulation
Verilog Simulation
SystemC
SystemVerilog
Assertions (PSL, SVA and OVA)
Acceleration/Emulation
Code Coverage
HDL Code Linting
Specialty Solutions
In-Hardware Simulation
DO-254 Compliance
MATLAB/Simulink Co-Simulation
Verification IP
HDL Regression Manager
NIOS II Co-Verification
ARM Co-Verification
Actel RTAX Prototyping
Messages
Proven High Performance Mixed Language Support: Verilog®, VHDL, SystemVerilog, SystemC C/C++, SVA, OVA, PSL, VITAL, EDIF and legacy designs
Click to learn more about Aldec Technology.
Advanced Verification Methodologies: High-Level Assertions, ESL and Coverage Driven Designs
Click to learn more.
Demos at DAC 2008
News and Events
Upcoming Event
45th Design Automation Conference
From Press Room
Aldec Joins Altera DO-254 Global Partner Network Providing In-Hardware Verification of Altera’s FPGA Devices
Aldec® Delivers ASIC Design Emulation
Lattice and Aldec Announce New Alliance For FPGA Design And Verification