Company
Products
Technologies
Events
Support
Downloads
Partners
Design Creation
Schematic / Block Diagram Editor
Code2Graphics
HDL Text Editor
FPGA Primitive Support
State Machine Editor
FPGA Project Management
IP Core Generator
Testbench Generation
Documentation (HTML/PDF)
Verification
VHDL Simulation
Verilog Simulation
SystemC
SystemVerilog
Assertions (PSL, SVA and OVA)
Verilog Simulation Optimization
Acceleration/Emulation
VHDL Simulation Optimization
Prototyping
Coverage Tools
Design Rule Checker
Specialty Solutions
DO-254 In-Hardware Simulation
Code Coverage DO-254 Tool Assessment and Qualification
DO-254 HDL Design Rules
MATLAB/Simulink Co-Simulation
Verification IP
HDL Regression Manager
NIOS II Co-Verification
ARM Co-Verification
Actel RTAX/RTSX Prototyping
Actel RTSX Prototyping
EDIF Netlist Conversion
Messages
What's New
From Press Room
Aldec® Releases RTL Simulator with Enhanced Assertions and Xilinx® SecureIP Support
Aldec® Adds DO-254/ED-80 Library to HDL Design Rule Checker
Upcoming Events
Harnessing the Power of SystemVerilog and Assertions
Technical Documents
DO-254 CTS - Frequently Asked Questions
Verification of Ethernet Designs with SCE-MI based Aldec Emulator